

DVO

1. Operation Outline

The square wave corresponding to the operation mode is output from DVO pin by selecting the frequency of the divider output.

2. Each Setting

| | | |
|--|-----------------------------------|---|
| <u>Operation mode</u> | : default = NORMAL1 | main.c: The operation mode can be changed by selecting the setting value in the following. Setting available values = #define DVO_MODE_NORMAL_1 (NORMAL1 mode) #define DVO_MODE_NORMAL_2 (NORMAL2 mode) #define DVO_MODE_IDLE_1 (IDLE1 mode) #define DVO_MODE_IDLE_2 (IDLE2 mode) #define DVO_MODE_SLOW_1 (SLOW1 mode) #define DVO_MODE_SLOW_2 (SLOW2 mode) #define DVO_MODE_SLEEP_1 (SLEEP1 mode) |
| <u>Input clock to the stage 9 of the divider</u> | : default = gear clock | main.c: The input clock to the 9 stage of the divider can be changed by selecting the setting value in the following. Setting available values = #define DVO_DV9CK_FCGCK (gear clock) #define DVO_DV9CK_FS (Low frequency clock) |
| <u>Divider output frequency</u> | : default = fcgck/2 ¹¹ | main.c: The output frequency of the divider can be changed by selecting the setting value in the following. Setting available values = #define DVO_CK_00 (fcgck/2 ¹² , fs/2 ⁵) #define DVO_CK_01 (fcgck/2 ¹¹ , fs/2 ⁴) #define DVO_CK_10 (fcgck/2 ¹⁰ , fs/2 ³) #define DVO_CK_11 (fcgck/2 ¹² , fs is Reserved) |
| <u>DVO</u> | : DVO (Port74) | |

3. Basic Operation

The operation mode, input clock to the 9 stage of the divider, and the output frequency of the divider are selected and the build is done.
The square wave is output from DVO pin with the selected frequency.

4. Note

None.